Verilog learnings